

Two-Bit Cube Calculator Using Vedic Formula for Application-Specific Integrated Circuits

Publisher: IEEE [Cite This](#) PDF

[Vaseem Ahmed Qureshi](#) ; [Arnab Palui](#) ; [Soumya Sen](#) ; [Sasthi Charan Hens](#) ; [Santanu Basak](#) ; [Rupayan Das](#) [All Authors](#)

38
Full
Text Views

Abstract

Document Sections

I. Introduction

II. Background and Literature

III. Proposed work

IV. Performance Comparison

V. Conclusion

Authors

Figures

References

Keywords

Metrics

More Like This

Abstract:

This paper proposes a basic two-bit cube calculator designed for application-specific integrated circuits (ASICs). A squaring circuit does the cube computation by multiplying the same binary value by itself three times using the Vedic formula Urdhava Tiryakbhyam. This is because cubing means multiplying the same number three times. The proposed design is verified using the Xilinx ISE Design Suite 14.7 and practically implemented on a Xilinx Spartan-3E (Nexys-2 FPGA) development kit. The results confirm the correctness of the proposed methodology. The key benefit of this design is its simplicity and straightforwardness. Although the approach appears simple compared to existing large-scale processors, it could serve as the basis for more advanced multiplication systems in the future.

Published in:

2025 13th International Conference on Intelligent Embedded, MicroElectronics, Communication and Optical Networks (IEMECON)

Date of Conference:

08-10 December 2025

DOI:

10.1109/IEMECON69302.2025.11365874

Date Added to IEEE Xplore:

03 February 2026

Publisher:

IEEE

ISBN Information:

Conference Location:

Jaipur, India

Recommended for You (Beta)

Sensing–Communication–Computing Integrated Resource...

LNNIoT: A Liquid Neural Network-based Bit-level...

Machine Learning Models for Energy Consumption Sensor...

Learn More

Sign in to Continue Reading

Authors	▼
Figures	▼
References	▼
Keywords	▼
Metrics	▼

https://ieeexplore.ieee.org/abstract/document/11365874

1/2